have given a structured method to design TSC m-out-of-2m code checkers suitable for VLSI implementation. In this correspondence we give sufficient conditions so that the method given in [12] can be used to design checkers for classes of m-outof-n codes with n * 2m.
. The methods given in
[2], [5] , [6] , [8] , [9] are fully unstructured and thus they are not suitable for VLSI implementation. "Without the introduction of some structure, i.e., hierarchy and regularity, the problem of VLSI system design would be unmanageable" [14] . Efstathiou and Halatsis [7] have given a modular method to design TSC checkers for m-out-of-n codes, however a large number of different modules are used and the implementation cost is excessively large [10] . Other structured meth- generators is implemented as a tree of full-adders and half-adders the CHApl is identical to the NHA, so that substituting CHAs for [ 16] . Therefore, very few different modules are necessary: half-NHA's (and vice versa), at appropriate places, has the effect of addadders, full-adders, and two-variable TSC two-rail code checkers. ing the desired number p at the output of the adder tree. The method given in [12] as a structured method decreases the design time (increases productivity) and the chance of mistakes [ 17] .
III. THE PROPOSED TSC m-OUT -OF-n CODE CHECKERS Moreover it has been shown in [12] Consider an adder tree T, as those used In [12] , [16] , that operates y IS me O are supenor, WI respec o Imp emen a Ion COS , . speed and test-set to the corresponding TSC checkers known from as an Is count generator. T has K > 1 Inputs and k outputs ak-l, ak-2, the literature. In this correspondence we extend the idea of [12] to ..., ao, where k =rlog2(K+l)1, that is, 2k-1 ~ K~2k -I. Each of the classes of m-out-of-n codes with n * 2m without sacrificing the adders in T receives inputs of the same weight 2w and produces an above mentio~ed adva.ntages, .output S of weight 2w and an output C of weight 2w+I, for w = 0, 1, The paper IS organized as follows: SectIon II presents a summary ..., k -2. The output ak-1 comes from the C output of the (unique) of the method given in [12] . We assume that the reader is familiar add h dd . not need the all-ones input in order to be completely tested. In fact, TSC checkers for the special case of m-out-of-2m codes with only a maximum L of ones with L < K may be enough. The following m = 2k -I. The 2m inputs are separated into two m-Iine groups and theorem gives a sufficient test-set for T.
for each of the groups, a tree of adders is used to count the number of he .THEOREM 1 Let T be an adder tree with K inputs (w re Is. These adders are based on the ones presented In [16] must be complementary to each other. A two-rail checker is thus used code words ofthefollowlng codes:
to ensure this complement condition.
.the O-out-of-K code; In the case that m=2k -p-l, ° <p < 2k-l, the outputs of the two. the 2w-out-of-K code,forallw= 0, 1, ..., k-1; trees are not complementary to each other. The sum of these outputs. the (3 x 2")-out-of-K code, for all w = 0, 1, ..., k-3; (i.e., the total number of Is in the input of the checker) will be less.
the (3 X 2k-1-out-of-K code, only if MSA is afull-adder; than 2k -1 by the constant p. A method to indirectly "add" the numthen T is completely tested. ber p to the output of the adder trees, and thus make them comple-...w < < mentary, was given by Paschalis et aI. in [12] . The authors utilized a PROOF. Any adder In T, that adds Inputs of weight 2 (0-w-k-2), set of norrnal and complemented full-adders and half-adders to receives the all Os input combination when the code word of the 0-achieve the desired addition. The resulting checkers were characterout-of-K code is appearing in the K inputs of T.
ised by a very small number of required gates and a very small test-.Any adder in T, that adds inputs of weight 2w (0 ::;; w ::;; k-2), set. They also have the additional advantage of straightforward VLSI receives the combinations with exactly one 1 when specific MOS implementation using the techniques of [10] .
code words of the 2w-out-of-K code is appearing in the K inLet the two outputs of an adder be denoted by C (carry) and puts of T, for all w = 0, 1, ..., k-2. S (sum). The binary number (CS) corresponds to the number of Is in.
Any adder in T, that adds inputs of weight 2w (0::;; w::;; k-2), the inputs of the adder. The following definitions are necessary.
receives the combinations with exactly two Is when specific DEFINffiON 5, The normalfull-adder (NFA) is afull-adder with norcode words of the (2 x 2")-out-of-K (i.e., 2W+I-out-of-K) code mal inputs XI, x2, and X3, and complemented outputs C and S.
is appearing in the K inputs of T, for all w = 0, 1, ..., k-2. ..Any full adder in T, that adds inputs of weight 2 w (0 ::;; w ::;; k-3), DE~mON 6. The co~pleme~ed-full-ad~r (CFA) IS a full-adder receives the aIlls input combination when a code word of the wIth complemented Inputs XI' X2' and X3' and normal outputs C (3 x 2")-out-of-K code is appearing in the K inputs of T, for all andS.
w=O,l, ...,k-3. (and vice versa) as proposed in [12] . Based on Corollaries I and 2, we present here TSC m-out-of-n code checkers with n ?: 2m whose structure is shown in Fig. I . The proposed checkers consists of two adder trees TI and 1'2 with kl and k2 inputs, respectively, and a k-variable TSC two-rail code checker, where n = kl + k2 and rlog2 (m + 1)1 = k. TI and 1'2 must have the same number of output lines to be compared and thus the following relation should be satisfied: rlog2(kl +1)1=rlog2(k2 +I)l=k (I)
k.
-iDI"Itk2-iDl"'.. TI generates the binary number (ak-l, ak-2, ..., ao) corresponding to the number mi of Is in its inputs plus some constant PI. 1'2 generates t-l ~t-l .0 bO .t-2 bt-2 .I bl the binary number (bk-l, bk-2, ..., bo) corresponding to the number m2 of Is in its inputs plus some constant P2. [12] . The constants PI and P2 have to be chosen so that the following relation is satisfied:
The satisfaction of (2) assures that during normal operation, when the proposed checker receives inputs encoded in the m-out-of-n code, the binary numbers (ak-l, ak-2, ..., ao) and (bk-I, bk-2, ..., bo) are com- Fig. 3 . The k-variable TSC two-rail code checker. plementary to each other.
In some cases (e.g., see Fig. 2 ), TI and 1'2 have different polarities in their corresponding outputs due to the fact that they have different 2k-1 S m S kl S k2 S 3x2k-2 -I (3) number of adder layers. The problem is solved .without any effort by or putting inverters at the outputs of the adder tree with the least adder k-2 k layers. 3x2 S m S kl S k2 S 2 -I (4) The k-variable TSC two-rail ~hecker monitors the outputs of TI C2. If' V' and' " ' are the bitwise OR and AND operations, and 1'2 and checks whether the bInary numbers (ak-l, ak-2, ..., ao) and correspondingly, on the binary representation of the numbers in-(bk-l, bk-2, ..., bo) are complementary to each other. The structure of volved then the k-variable TSC two-rail checker is given in Fig. 3 [12] , [16] . It , consists of two 2-variable TSC two-rail code checkers (termed TRC I (kl " k2) v m = m (5) and TRC2, respectively) and a (k -2)-variable TSC two-rail code PROOF. The proposed circuit of Fig. I is a TSC m-out-of-n code checker (termed TRC3). The latter can be implemented in a tree checker if it is code disjoint self-testing and fault secure with restructure or in two gate levels [15] .
spect to the single stuck-at fault model. Theorem 2 gives sufficient conditi~ns to be satisfied. in order for ~ gwQin112ro12erty. Following the same reasoning given in [12] the a~der trees TI, 1'2, and the k-vanable TSC two-rall checker to we conclude that if (I) and (2) are satisfied the adder trees TI and constitute a TSC m-out-of-n code checker.
1'2 constitute a code disjoint circuit that translates from the w. These replacements have the desired effect of the constants PI and adder tree Tl and a 10 input adder tree T2.
P2 being added at the outputs of the adder trees, and thus make the Notice also that in a TSC m- This is seen by observing that (kl " k2) the corresponding TSC (n -m)-out-of-n code checkers.
gives a 0 at all the bit positions at which k( or k2 have a 0. Bitwise Sample values for m and n, for which the circuits described here ORing with m preserves the Os as long as they coincide with the Os are TSC m-out-of-n code checkers, are given in Table I . From Table I in the binary representation of m. it is derived that TSC m-out-of-n code checkers with values of m in
The k-variable TSC two-rail checker is code disjoint by constructhe neighbourhood of Ln / 2J are presented in this paper. Thus, taking tion. Consequently, the whole TSC m-out-of-n code checker is into account that among all m-out-of-n codes these codes have less code disjoint. redundancy, we conclude that in this paper TSC code checkers for Self-testing ~ro~ert~.
If (3) is satisfied then the adder tree Tl rethe most useful m-out-of-n codes are given.
ceives at least the r-out-of-k( codes (for all r = 0, 1, ..., 21-1 and For a given m-out-of-n code, the implementation can be done in 
